( en | de | ru )

 

Disambiguation of "Narayanan, Vijaykrishnan"

Author of the publication

copydeleteadd this publication to your clipboard
Fusing In-storage and Near-storage Acceleration of Convolutional Neural Networks.

, , , , and . ACM J. Emerg. Technol. Comput. Syst., 20 (1): 1:1-1:22 (January 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Other publications of authors with the same name

A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support., , , , , , , , , and 3 other author(s). ISLPED, page 34:1-34:6. ACM, (2018)Noise Aware Power Adaptive Partitioned Deep Networks for Mobile Visual Assist Platforms., , and . SoCC, page 186-191. IEEE, (2018)Using complete system simulation to characterize SPECjvm98 benchmarks., , , , , and . ICS, page 22-33. ACM, (2000)A comparative study of power efficient SRAM designs., , and . ACM Great Lakes Symposium on VLSI, page 117-122. ACM, (2000)A task-oriented vision system., , , , and . ACM Great Lakes Symposium on VLSI, page 181-186. ACM, (2014)Process-Variation-Aware Adaptive Cache Architecture and Management., , , , , , and . IEEE Trans. Computers, 58 (7): 865-877 (2009)A reconfigurable platform for the design and verification of domain-specific accelerators., , , and . ASP-DAC, page 108-113. IEEE, (2012)Going Vertical: The Future of Electronics.. IEEE Micro, 39 (6): 6-7 (2019)Clone Detection in Sensor Networks with Ad Hoc and Grid Topologies., , , , and . IJDSN, 5 (3): 209-223 (2009)A scalable architecture for multi-class visual object detection., , , , and . FPL, page 1-8. IEEE, (2015)