Author of the publication

Design a Low Power Built in SelfTest BIST Architecture for Fast Multiplier and Optimize in Terms of Real Time Functionality

, and . International Journal on Recent and Innovation Trends in Computing and Communication, 3 (3): 1713--1716 (March 2015)
DOI: 10.17762/ijritcc2321-8169.1503178

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design a Low Power Built in SelfTest BIST Architecture for Fast Multiplier and Optimize in Terms of Real Time Functionality, and . International Journal on Recent and Innovation Trends in Computing and Communication, 3 (3): 1713--1716 (March 2015)