Author of the publication

Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (6): 874-887 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient Block-Based Parameterized Timing Analysis Covering All Potentially Critical Paths., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (4): 472-484 (2012)PSTA-based branch and bound approach to the silicon speedpath isolation problem., , and . ICCAD, page 217-224. ACM, (2009)Clock skew optimization via wiresizing for timing sign-off covering all process corners., , and . DAC, page 196-201. ACM, (2009)Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation., , and . DAC, page 93-98. IEEE, (2007)Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (6): 874-887 (2009)Efficient block-based parameterized timing analysis covering all potentially critical paths., , and . ICCAD, page 173-180. IEEE Computer Society, (2008)Parameterized timing analysis with general delay models and arbitrary variation sources., and . DAC, page 403-408. ACM, (2008)Early Analysis and Budgeting of Margins and Corners Using Two-Sided Analytical Yield Models., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (10): 1826-1839 (2008)Quantifying robustness metrics in parameterized static timing analysis., , and . ICCAD, page 209-216. ACM, (2009)Statistical timing analysis with two-sided constraints., and . ICCAD, page 829-836. IEEE Computer Society, (2005)