From post

Type Freezing: Exploiting Attribute Type Monomorphism in Tracing JIT Compilers

, , , и . Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization, ACM, (февраля 2020)
DOI: 10.1145/3368826.3377907

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Layout-Based Evaluation of Read/Write Performance of SOT-MRAM and SOTFET-RAM., , , и . ESSDERC, стр. 283-286. IEEE, (2021)UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling., , , и . DAC, стр. 883-888. IEEE, (2021)Supporting a Virtual Vector Instruction Set on a Commercial Compute-in-SRAM Accelerator., , , , , и . IEEE Comput. Archit. Lett., 23 (1): 29-32 (января 2024)PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification., , , и . IEEE Micro, 40 (4): 58-66 (2020)A Tensor Processing Framework for CPU-Manycore Heterogeneous Systems., , , , , , , , , и 4 other автор(ы). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1620-1635 (2022)PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies., , , , , и . IEEE Des. Test, 38 (2): 53-61 (2021)Towards a Reconfigurable Bit-Serial/Bit-Parallel Vector Accelerator using In-Situ Processing-In-SRAM., , , , и . ISCAS, стр. 1-5. IEEE, (2020)Beyond Static Parallel Loops: Supporting Dynamic Task Parallelism on Manycore Architectures with Software-Managed Scratchpad Memories., , , , , , и . ASPLOS (3), стр. 46-58. ACM, (2023)The Maven vector-thread architecture., , , , , , и . Hot Chips Symposium, стр. 1. IEEE, (2011)Symbolic Elaboration: Checking Generator Properties in Dynamic Hardware Description Languages., , , и . MEMOCODE, стр. 126-136. ACM / IEEE, (2023)