( en | de | ru )

 

Disambiguation of "Pomeranz, Irith"

Author of the publication

copydeleteadd this publication to your clipboard
Storage-Based Logic Built-In Self-Test With Cyclic Tests.

. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 3118-3122 (September 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

 

Other publications of authors with the same name

Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits., and . IEEE Trans. Computers, 49 (6): 596-607 (2000)Location of Stuck-At Faults and Bridging Faults Based on Circuit Partitioning., and . IEEE Trans. Computers, 47 (10): 1124-1135 (1998)On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation., and . IEEE Trans. Computers, 43 (9): 1100-1105 (1994)On the Computation of Common Test Data for Broadside and Skewed-Load Tests.. IEEE Trans. Computers, 61 (4): 578-583 (2012)On the Number of Tests to Detect All Path Delay Faults in Combinational Logic Circuits., and . IEEE Trans. Computers, 45 (1): 50-62 (1996)Signal-Transition Patterns of Functional Broadside Tests.. IEEE Trans. Computers, 62 (12): 2544-2549 (2013)On the Switching Activity and Static Test Compaction of Multicycle Scan-Based Tests.. IEEE Trans. Computers, 61 (8): 1179-1188 (2012)Multipattern Scan-Based Test Sets With Small Numbers of Primary Input Sequences.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (2): 322-326 (2012)Invisible-Scan: A Design-for-Testability Approach for Functional Test Sequences.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2357-2365 (2019)On the characterization and efficient computation of hard-to-detect bridging faults., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (12): 1640-1649 (2004)