Inproceedings,
FPGA Design of High-Speed Convolutional Neural Network Hardware Accelerator.
A. El-Maksoud, A. Mohamed, A. Tarek, A. Adel, A. Eid, F. Khaled, F. Khaled, Z. Ibrahim, E. Mandouh, and H. Mostafa.NILES, page 376-379. IEEE, (2021)
Meta data
- BibTeX key
- conf/niles/El-MaksoudMTAEK21
- entry type
- inproceedings
- booktitle
- NILES
- year
- 2021
- pages
- 376-379
- publisher
- IEEE
- crossref
- conf/niles/2021
- ee
- https://doi.org/10.1109/NILES53778.2021.9600555
- isbn
- 978-1-6654-2157-7
- url
- http://dblp.uni-trier.de/db/conf/niles/niles2021.html#El-MaksoudMTAEK21
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/niles/El-MaksoudMTAEK21
%A El-Maksoud, Ahmed J. Abd
%A Mohamed, Abdallah
%A Tarek, Ahmed
%A Adel, Amr
%A Eid, Amr
%A Khaled, Farida
%A Khaled, Fatma
%A Ibrahim, Ziad
%A Mandouh, Eman El
%A Mostafa, Hassan
%B NILES
%D 2021
%I IEEE
%K dblp
%P 376-379
%T FPGA Design of High-Speed Convolutional Neural Network Hardware Accelerator.
%U http://dblp.uni-trier.de/db/conf/niles/niles2021.html#El-MaksoudMTAEK21
%@ 978-1-6654-2157-7
@inproceedings{conf/niles/El-MaksoudMTAEK21,
added-at = {2021-12-03T00:00:00.000+0100},
author = {El-Maksoud, Ahmed J. Abd and Mohamed, Abdallah and Tarek, Ahmed and Adel, Amr and Eid, Amr and Khaled, Farida and Khaled, Fatma and Ibrahim, Ziad and Mandouh, Eman El and Mostafa, Hassan},
biburl = {https://www.bibsonomy.org/bibtex/27ce6fd6fc33ec3a9fa5e590e5beac795/dblp},
booktitle = {NILES},
crossref = {conf/niles/2021},
ee = {https://doi.org/10.1109/NILES53778.2021.9600555},
interhash = {a7546ed140033127315e8d4b0ed48727},
intrahash = {7ce6fd6fc33ec3a9fa5e590e5beac795},
isbn = {978-1-6654-2157-7},
keywords = {dblp},
pages = {376-379},
publisher = {IEEE},
timestamp = {2024-04-09T12:33:53.000+0200},
title = {FPGA Design of High-Speed Convolutional Neural Network Hardware Accelerator.},
url = {http://dblp.uni-trier.de/db/conf/niles/niles2021.html#El-MaksoudMTAEK21},
year = 2021
}